|
sim
|
fixed simulation target
|
2023-10-13 03:49:53 +02:00 |
|
src
|
fixed simulation target
|
2023-10-13 03:49:53 +02:00 |
|
.gitignore
|
added sytnehsis stage
|
2023-12-31 02:59:26 +01:00 |
|
Makefile
|
added sytnehsis stage
|
2023-12-31 02:59:26 +01:00 |
|
synthesize.tcl.in
|
added sytnehsis stage
|
2023-12-31 02:59:26 +01:00 |
|
Zybo-Z7.xdc
|
added sytnehsis stage
|
2023-12-31 02:59:26 +01:00 |
