fixed simulation target

Browse source

...

This commit is contained in:

Luka Jankovic 2023-10-13 03:49:53 +02:00

parent bb97d075c2

commit e995bab473

3 changed files with 11 additions and 6 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

0

src/adder.vhdl → src/and_gate.vhdl

Unescape Escape View file