|
sim
|
fixed simulation target
|
2023-10-13 03:49:53 +02:00 |
|
src
|
fixed simulation target
|
2023-10-13 03:49:53 +02:00 |
|
.gitignore
|
added sytnehsis stage
|
2023-12-31 02:59:26 +01:00 |
|
build.tcl.in
|
changed synth to build
|
2024-01-14 02:05:22 +01:00 |
|
Makefile
|
changed synth to build
|
2024-01-14 02:05:22 +01:00 |
|
program.tcl.in
|
added program stage
|
2024-01-14 02:05:32 +01:00 |
|
Zybo-Z7.xdc
|
added implementation
|
2024-01-04 18:59:05 +01:00 |
