pmod/ssd/sim/ssd_tb.vhdl
2025-11-16 02:30:50 +01:00

9 lines
130 B
VHDL

library ieee;
use ieee.std_logic_1164.all;
entity ssd_tb is
end entity;
architecture behav of ssd_tb is
begin
end architecture;